

HYBRID CMOS/NANOELECTRONIC CIRCUITS:

(II) LOW-LEVEL DEVELOPMENT OF HYBRID CIRCUITS

Dmitri Strukov, Hewlett-Packard Labs

Garrett Rose, Polytechnic University

Outline

- Circuit level basics and challenges of hybrid CMOS/nano circuits (Dima)
- Nanoelectronic device modeling and fabrication (Garrett)
- Majority-logic and NDR device options for hybrid circuits (Garrett)

Major circuit-level challenges

1) CMOS/nano interface

← efficient solution: CMOL (part I)
quantitatively discussed in part III

2) Homogeneous nanolayer

← Xbar implications on circuit design?

3) Low device functionality


← discussed in part I, desired I-V on the
example of basic operation in Xbars,
detailed models and scaling issues

4) Defect tolerance

← part III

in this part

Reminder from part I:
circuits = nano Xbar + CMOS



Homogeneous nanoXbar

To deal with homogeneity


- At least bistable nanodevice
- CMOS circuitry support for programmability

Topologically Xbars are


- Enabling for neuromorphic networks
- Natural for memory apps
- Not obvious for digital logic
 - but at least include all memory circuitry to support programmability

Resistive Xbar Topology for Memory Apps


similar topology to conventional memories but no access transistor →
specific properties of nanodevice



DRAM, FeRAM
(1T1C), RRAM,
PRAM, MRAM,
(1T1R), TFT-LCD
etc.




Flash NOR
(1FGT), FeRAM
(1T)





Flash NAND
(1FGT)

CMOS >45 nm




Minimum device functionality: Requirements for read operation



(#1) Diode like non-linearity $|V_{T-}| > V_R$




ON state:



OFF state:



Minimum device functionality: Requirements for write operation



- Float nanowires? but huge RC, bad tolerance to transients
- Potentially much worse for forming step if any!

**(#2) Resistance $R_{wire} \ll R_{ON}(V_{T+})$
e.g. forward-bias nonlinearity $V_{T+} > V_W$**